Atomic layer deposition (ALD)

We carry out ALD processes on wafer, batch and chip level with four different ALD tools.

ALD mini

- R&D of new materials
- Can be loaded manually with 200 mm wafers as well as any wafer and device size below Ø 200 mm

ALD cluster

- Allows automatic handling and successive processing of 25 wafers of 200 mm
- Two chambers are designed respectively for thermal ALD and plasma-enhanced ALD

ALD batch

 25 wafers of 200 mm can be processed simultaneously with homogeneous quality, aiming for a high throughput

F.A.S.T.-ALD

- Four-chamber system specialized for TSV and μVia production necessary for wafer stacking
- The automatic handling of 200 mm wafers is configured to process a whole 25 wafer batch successively



ALD support for every step from precursor- and process development to pilot production.

Contact

Technology Services sales@ims.fraunhofer.de

Fraunhofer Institute for Microelectronic Circuits and Systems IMS Finkenstraße 61 47057 Duisburg www.ims.fraunhofer.de/en.html

Copyright

- © Fraunhofer IMS
- © IM Imagery/Adobe Stock
- © Macrovector/Adobe Stock



Technology Services

Fabrication of demonstrators and prototypes up to preproduction and pilot production.

- Automated, cassette-to-cassette equipment set up for 200 mm wafers (8")
- Area ISO4 cleanroom: >1000 m²
- ISO 9001 certified management system since 1995
- Digital production using modern Manufacturing Execution System (MES)
- Comprehensive system for process monitoring
- Integration of wafers from external foundries
- Capacity: 4500 wafers per year
- Member of the Research Fab Microelectronics Germany (FMD)

Fraunhofer IMS

Working on a safe, secure and sustainable future with the help of Smart Sensor Systems:

Our institute consists of numerous research labs, in which we provide ASIC and chip design, CMOS, MEMS, LiDAR development services and many more microelectronic solutions. A seamless path from initial idea to development and production, while maintaining the highest quality and reliability standards, is our offer.

We look forward to giving a long-term support to our customers and be a reliable research and development partner. Fraunhofer IMS provides numerous technologies in four business units: Health, Industry, Mobility, as well as Space and Security.





deposition (ALD)

platform

Post-CMOS photonic



0.35 µm

lithography







From idea to platform

Our services to support your photonic integrated circuit idea at all stages: from first draft to pilot fabrication.

Our services include:

- Device, system design and simulation
- Process development
- Chip fabrication to pilot fabrication
- Device characterization
- Process transfer

Our technology platform is accessible via R&D collaborations and contracting. We are also open to collaborative projects with public funding.

The Fraunhofer IMS post-CMOS compatible SiN-photonics platform offers low-loss components with a broad choice of device geometries and customized options.

> Our photonics platform includes integration options of new materials. We use back-end-of-line processes to enable direct interation of photonics on CMOS wafers.

The dielectric waveguide materials support a broad range of wavelengths from 370 nm - 3 µm. Layers thicknesses and material types can be customized.

Process chain technologies

Process step	Application examples	Specification
Deposition	 Functional / sensitive layers Isolating / conductive layers Layer stack for biomedica encapsulation via ALD Temperature sensitive applications 	 CVD: SiO, SiN, Si (B, P, Ge), Ge, aSi, B, W PVD: Ti/TiN, TiW, Cu, AlSi, AlCu ICP: aSi, SiO, SiN, DLC ALD: Al₂O₃, Ta₂O₅, ZnO, AZO, TiAlCN, TiN, Ru, MoS₂, WS₂, SiO₂, Cu Thermal: SiO₂
Lithography	 Converting all necessary layers into an adequate layout Transferring alignment marks and test structures 	 0.35 µm resolution 8" Wafer Stepper 8" Mask Aligner Backside-alignment possible Stitching
Etching	 Sacrificial layer technology Etching of deep holes / trenches 	 Wet chemical DRIE Ion Beam Milling / Etching Isotropic release etch (XeF₂, HF) Plasma enhanced etching

Application examples Specification Process step **3D integration** CMOS single photon Wafer thinning avalanche diodes Wafer-to-wafer-bonding Chip-to-chip-bonding (CSPAD) detector for Chip-to-wafer bonding light imaging, detection, and Through Silicon Vias (TSVs) ranging (LiDAR) ■ 8" Wafer Electrical wafer-towafer connection through microvias Metrology Scanning acoustic Void inspection Electrical wafer testing and test microscopy to detect voids at the interface Surface profiling Sheet resistance between two bonded wafers Layer thickness, CD, and Electric overlay measurements Chip to wafer characterisation Through Silicon Vias (TSVs) Electro-optical characterisation

Photonics and electronics made on one manufacturing platform.