

FRAUNHOFER INSTITUTE FOR MICROELECTRONIC CIRCUITS AND SYSTEMS IMS

MICROSYSTEMS TECHNOLOGY LAB&FAB



YOUR IDEA – WE WILL REALIZE IT

Your product idea

It starts with your idea or your vision of a new product. You may be uncertain about feasibility, costs, potential risks or the technology which leads to the optimal product. As a research and development institute of the Fraunhofer-Gesellschaft, we offer you advice and support.

We accompany your project with concept and feasibility studies from the very start – from the specification and the design to the draft and the fabrication of prototypes through to the product qualification. The pilot fabrication of your circuits and ICs is carried out by us as well. At our institute you receive microelectronics from a single source.

We provide our services and know-how across all industries. Our circuits and systems are used in particular when it comes to the creation of unique selling points and competitive advantages for our customers. Thus our customer is able to serve his target market in an optimal way.



Step by step to project success

The way to a successful project is work-intensive and requires a good planning. Step by step, the following project phases are passed through:

- Concept & feasibility studies
- Specification & design
- Demonstrator development
- Prototype development
- Qualification
- Pilot fabrication

Quality pays off

The Fraunhofer IMS is certified according to DIN EN ISO 9001 since 1995. The certificate is valid for all divisions of the institute: Research, development, production and distribution of microelectronic circuits, electronic systems, microsystems and sensors as well as consulting in these fields. The CMOS line is certified according to ISO/TS 16949.

The success of your project is our mission.

Infrastructure

Microsystems Technology Lab&Fab

Wafer size200Cleanroom area600Cleanroom class10Capacity5.00

200 mm (0.35 μm) 600 m² 10 5.000 wafers/year

CMOS factory

Wafer size Cleanroom area Cleanroom class Employees Capacity 200 mm (8 inches, 0.35 μm) 1,300 m² 10 150 in 4 shifts > 70.000 wafers/year





CAPABILITIES

Substrates	
Size	200 mm / 8 inches
Material	Si, SOI, others on demand
Intelligent Substrates (CMOS)	
Automotive-qualified high volume CMOS fab available for	pre-processing
• 150 employees working in 4 shifts	
Capacity of 70.000 wafer per year	
Complete CMOS process line plus integrated sensors	
• 0.35 µm CMOS process	
Customer supplied wafers on request	
Lithography	
Coating / Development	
Positive resist	0.8 μm to 50 μm
Color filters	Red, green, blue (+ transparent), black
Polyimide	Photo sensitive, ca. 10 µm
Specialities	Microlenses
Exposure	
Maskaligner	CD = 1 μm, FS overlay 1 μm,
	Front to backside alignment
Stepper	CD = 0.35 μm, FS overlay = 0,05 μm,
	Front-to-backside-alignment,
	Back-to-backside-alignment
Isotropic Etching	
Wet Processes	
Metals	Al, TiW, Cu, other materials upon request
Resist stripping	Solvent + IPA, in-situ stripping in ICP@50°C
Wafer cleaning	EKC265, SC1, Piranha

Gas Phase Etching / Release Etch

Oxide etch Silicon etch

Dry Etching

RIE	Oxide, nitride, silicon, Ti(N), Al, a-Si (ICP), AZO (ICP),
	and other materials upon request
DRIE	Silicon, oxide etch insitu, EPD, SOI, BOSCH-process,
	aspect ratio max: 1:20, sidewall angle: \pm 0.5°,
	ER up to 20 µm/min
Ion milling	Inert, chemically assisted
Resist etching	Ashing in O_2/CF_4
Films	
Non-Metals	
Plasma deposition, 400 °C	p/n-aSi, a/µc-Ge, SiO, SiN
ICP (low T < 200 °C)	aSi, SiO (silane / TEOS), SiN, SiC, DLC
Furnace	Wet/Dry oxidation, H_2 high temp anneal
Atomic layer deposition	Al ₂ O ₃ , Ta ₂ O ₅ , ZrO ₂ , TiO ₂
ТСО	Al doped ZnO
Doping	Yes
Evaporation	High-K layers for optical interference filters
Metals	
Sputtering	Al, Ti(N), TiW, Cu, NiCr, other materials upon request

HF gas

 XeF_2

Sputtering	Al, Ti(N), Ti
Evaporation	Cu, W, Ti ar
Electroplating	Cu, Ni, Sn, A
Atomic layer deposition	TiN, Ru

Integration

Flip chip: chip-to-chip and chip-to-wafer wafer-to-wafer bonding

Cu, W, Ti and many other metals Cu, Ni, Sn, Au TiN, Ru

Manual and automatic Direct, SLID

Metrology

Dimensional Visual

Characterization

Packaging

Fackaging

Dicing Thinning/polishing Wire bonding Standard ceramic packaging Chip-on-board Special packages

Si, glass Standard grinding, TAIKO process AI, Au, Pd CLCC, DIL, PGA Die-attach, wire-bond, glob-top Available for optical devices, pressure sensors, medical applications, high temperatures (300 °C)

SEM (inline + cross-sections), profilometer, AFM

sheet resistance, wafer geometry (bow)

3D microscope, inspection microscopes, interferrometric

Ellipsometer/reflectometer, defect measurement, CD/overlay,

microscopes

Test

Manual parameter characterization Automatic parameter test Fully automated device test (mixed signal) Special test equipment

On wafer or in package Optical, pressure, IR, MEMS

Reliability

Pull tests

Temperature change chamber HAST chamber

Pressure chamber Temperature storage Aging and life cycling

Wire strength

Max: $150 \degree$ C in $15 min \dots -65 \degree$ C in 15 minTemperature + $105 \degree$ C $\dots + 142 \degree$ C, humidity $75 \dots 100 \%$, Pressure 0.002 \dots 0.196 MPa $35 mbar \dots 150 bar$ Max: $300 \degree$ C Temperature and bias, customer specified



THE CLEANROOM

The MST Lab&Fab takes up two floors of the Fraunhofer IMS in Duisburg, with a total area of approximately 600 m². The cleanroom has a bay/chase layout with the clean bay area and a chase area containing the equipment bodies, a maintenance area, storage rooms and media supplies. The equipment is installed »through the wall«, minimizing the expensive bay area and still allowing access for maintenance.

Cleanroom part 1 in the 1. floor

Bay area: approx. 127 m^2 with 110 m^2 in laminar flow for a cleanroom class 3 (DIN EN ISO 14644); the rest of the area is class 5



Cleanroom part 2 in the 2. floor

Bay area: approx. 130 m^2 with 60 m^2 in laminar flow for a cleanroom class 3 (DIN EN ISO 14644); the rest of the area is class 5



THE EQUIPMENT

The equipment in MST Lab&Fab is automated, cassette-to-cassette and set up for 200 mm wafers. Thus we are compatible to our CMOS fab and other foundries and ready to offer high quality post-processing.

Lithography	
Mask Aligner MA200 Compact (Suess MicroTec)	Mask aligner broadband, g-line, i-line or gh-line exposure resolution: 1 μ m in contact mode and 3 μ m in proximity mode, topside (TSA) and bottomside alignment (BSA)
Spin Coater Developer Maximus 804 <i>(ATMvision)</i>	Resist coating and development for positive photoresists (0.7 – 25 $\mu\text{m})$
Spin Coater Developer Cube Series (IOS Instruments)	Resist coating and development for coloured positive photoresists (RGBpatterns), thick positive photoresists (25 μm), positive polyimides (5–20 μm)
I-Line Stepper PAS5500/200B <i>(ASML)</i>	I-Line wafer-stepper with 365 nm 5 x reduction, field size 22,0 x 22,0 mm resolution: 0,35 μ m, NA = 0,48–0,60 3D-align: front-to-backside (FTBA) and back-to-backside alignment (BTBA)
Single Wafer Spin Processor WS-400B (Laurell Technologies Corp.)	Resist coating with new materials
Deposition and Etching	
P5000 MxP (Applied Materials)	Metal-etching, oxide-/nitride-etching
P5000 (Applied Materials)	CVD (doped/undoped silicon oxides and amorphous silicon, silicon nitride)
SVR Multisystem with XeF ₂ + HF-Modules (Memstar)	Isotropic silicon and silicon-oxide etching



Deep Plasma Etching System Tegal 200 (Tegal Corp.)

lonsys 500 (Roth & Rau)

ALD reactor ALS system (Picosun)

ICP Deposition System 100 Pro (Oxford Instruments)

PVD CS850S (Von Ardenne Anlagentechnik GmbH)

Integrity 26 Electron Beam Deposition System (Denton Vacuum)

Apollo (Trion)

Wet Processing

Spin Rinser Dryer 280S (Semitool)

Spray Solvent Tool 742 (Semitool)

Spray Solvent Tool 421 (Semitool)

EPM 305F (Rena Sondermaschinenbau GmbH)

Suncup EPM (NB Technologies) Anisotropic silicon etching

Ion beam etching

Atomic layer deposition with Al₂O₃, Ta₂O₅, ZrO₂, TiO₂, TiN, Ru

CVD (TEOS-based silicon oxides, -nitrides), oxide-etching

PVD with targets of Cu, Al, Ti, Cr, Ag, NiCr, TiW, NiV, AlCu, AlSi

Depostion of optical films (Cu, W, R, Ti, others ...)

Plasma resist stripper, O2/CF4

Wafer cleaning

EKC-clean, resist stripping with AZ100/ IPA

Resist stripping

Electroplating (Au, Cu, Sn, Ni)

Electroplating (tests)



Wet Spin Processor System OPTIwet ST 30 (ATMvision AG)

Wet etching of Cu, TiW, Al; wafer cleaning (Piranha, SC1, Megasonic, DI-Jet)

Thermal Processing

.

ATV SRO-706-R (ATV Technologie GmbH)

ATV PEO-603 (ATV Technologie GmbH)

ATV PEO-604 (ATV Technologie GmbH)

Bonding Processes

Flipchip Bonder Fineplacer183 (Finetech GmbH)

High Accuracy Die-Bonder AFC (AMICRA Microtechnologies GmbH)

Waferbonder AML-AWB08 Platform (Applied Microengineering Ltd.)

Solder reflow oven

Multipurpose fast ramping process furnace (N2-atmosphere, vacuum)

Multipurpose fast ramping process furnace (N2 and H2-atmosphere, vacuum)

.

Flipchip bonding

Flipchip bonding

Wafer bonding

Inspection and Measurement	
Surface Profiler P-16+	Step height measurement

(KLA Tencor)

Inline-SEM 1250 (FEI)

CDE Resmap 168 (CDE) Electron beam microscope, full wafer

Sheet resistance measurement



UV-1280 Advanced Thin Film Measurement System (KLA Tencor)

Dimension Icon-PT Scanning Probe Microscope (Veeco)

Surfscan 6420 Wafer Surface Analysis System (KLA Tencor)

Qualilab QL-5EX (ECI Technology)

Muetec 3000 (MueTec GmbH)

Capacitive Wafer Geometry Measurement System MX 208 (Eichhorn & Hausmann)

SEMDEX 301 (ISIS Sentronics GmbH)

LH Microscope (Nikon Metrology GmbH)

3D Konfokal Mikroscop (Leica Microsystems)

Optical thin film measurement

Atomic force microscope

Particle measurement on wafer surfaces

Programmable system for analysis of organic additives and inorganic compounds

Optical CD and overlay measurement, inspection

Wafer geometry measurement

Optical wafer inspection tool

Optical wafer inspection tool

Optical wafer inspection tool

1 Programming a recipe

- 2 Wafer cleaning
- 3 Electroplating

THE PROCESS MODULES

Available resources

The aforementioned equipment is ready to provide you with individual process steps. Your sensing and actuating devices may require more than that: Process modules, a consolidation of thoroughly grouped process steps, form the basis of our microsystem development. Several modules are described in the following; listing the technologies used naming some of the underlying principles, and their already existing or potential application. Further modules will be added, derived from current projects or adapted to your requirements.

Overview Process Modules (8 inch)

- Free standing structures
- Electrodes
- Packaging
- Optical components and devices
- Bio sensors
- Nanostructures
- Passive components



FREE STANDING STRUCTURES

Surface micromachining is used to generate freestanding structures. A sacrificial layer is deposited and structured, the functional layer on top will be freed by removing the sacrificial layer underneath.

Technologies

- (SOI-) Free standing structures
- Electrically connected free standing structures a-Si/SiGe/Ge
- Sealed structures
- Sacrificial techniques (oxide, a-Si)

Principles

- Thermal isolated structures
- Resonantly oscillating components, e.g. cantilevers, membranes

Applications

_ _ _ _ _ _ _ _ _ _ _

- Bolometric sensors
- Fluid flow sensors
- Mass sensor
- Optical devices
- Pressure sensors



ELECTRODES

Accessing sensitive layers, packaging of sensors, or supplying signals and power require reliable electrodes and contacts. Low resistance and inert metals are deposited and structured, their surfaces sometimes modified by additional thin film coatings.

Technologies

- Substrate planarized CMOS
- Thin film electrodes (sputtering, evaporation, atomic layer deposition)
- 3D-electrodes (electroplating)

Sensor Principles

- -----
- Resistive
- Capacitive sensing
- Electrochemical redox reaction

Applications

- Interdigital electrodes
- Electro chemical sensors
- Capacitive and resistive sensors
- Moisture sensor

2 Electroplated contacts



PACKAGING

Microsystems packaging is science and art. It combines offering access for the media to be measured with protecting the device for longtime reliable operation.

Technologies

- Wafer-to-wafer bonding (SLID, direct)
- Flip chip bonding
- Wafer thinning
- Electroplating

Applications

_ _ _ _ _ _ _ _ .

- Chip scale packaging
- Vacuum packaging
- High temperature packages
- Flip-chip-to-ceramic package
- Bumping (Au, Ni, Sn, Cu)
- Optically transparent lids
- Anti reflecting coating (from UV to IR)
- Getter



OPTICAL COMPONENTS AND DEVICES

Semiconductor layers are sensitive to light. If you put them on top of the CMOS wafer, novel imaging applications may be generated. Or you may just modify an existing optical device by adding filters, lenses or light shields. We have already dealt with optical wavelength from extreme UV (10 nm) to infrared (> 10 μ m).

Technologies

- Anti reflecting coatings/structures evaporation
- Atomic layer deposition
- Micro lenses
- Color filters
- UV transparent passivation
- Hybride imager integration by wafer to wafer bonding

Principles

- -----
- Optically active layers: Si, SiGe, Ge (amorphous, micro-crystalline)
- Evaporation, ALD
- Interference layers (vis, IR, UV)
- Backside illuminated imagers

Applications

- Photo diodes
- Photo cells
- Imagers (vis, IR, UV)
- Optical components (optical interference filter, Fabry-Pérot filter)

⁴ Solar cells for on-chip energy scavenging



BIO SENSORS

Postprocessing on CMOS is an ideal means for intelligent bio sensors. If an adsorption reaction of a bio molecule has an electronic response, e.g. a charge change, you may read it out directly. If the adsorption creates a mere mass change, read it out with a resonantly vibrating microstructure. Resistance or capacitance changes, even the local detection of light are other useful sensing methods.

Technologies

- Surface machined membranes
- Surface functionalized electrodes
- 3D electroplated electrodes

Principles

- Resonant components: cantilevers, membranes
- Capacitive sensing
- Electrochemical reactions

Applications

- -----
- Glucose sensor
- Allergen sensor
- Nanopotentiostat



NANOSTRUCTURES

Inert films, a few 10 nm thick, offer excellent device protection, when combined with suitable passivation layers. The exploitation of nanostructured electrodes, especially when combined with CMOS readout or stimulation, has just scratched the surface of potential applications.

Technologies

- Thin protection films by atomic layer deposition
- 2D and 3D nano structures

Principles

- Protection films
- 3D electrodes

Applications

- Nano needles
- Nanowires
- MOx gas sensors
- Bio-compatible protection layers
- Catalytic layers

6 Tips of submicron hollow metal needles



PASSIVE COMPONENTS

Microsystems integration not only requires active devices like sensing layers or circuits, but benefits from passive devices as well. Electronic passive devices (capacitors, resistors) may be integrated or used as standalone components. We may use the process steps available also to create passive mechanical structures, e.g. precision holes, or modified surfaces.

.....

Technologies

- -----
- Bulk micromachining
- High aspect-ratio etching
- Atomic layer deposition

Applications

_ _ _ _ _ _ _ _ _ _ .

- (High temperature) trench capacitors
- Metal film resistors with near zero TCR
- Oxide isolated trenches in thickfilm SOI
- Sieves

DIRECTIONS & CONTACT

Fraunhofer Institute for Microelectronic Circuits and Systems IMS

Finkenstraße 61, D-47057 Duisburg Phone +49 203 37 83-0 www.ims.fraunhofer.de

Contact

Martin van Ackeren Phone +49 203 37 83-130 martin.van.ackeren@ims.fraunhofer.de



Accors by car

Access by car

via motorway A40

- exit »Duisburg-Kaiserberg«
- direction »Innenstadt«, »Zoo« (Carl-Benz-Straße)
- after approx. 1 km (direction »Innenstadt«) turn right into Mülheimer Straße
- pass the Zoo
- after 300 m turn left at traffic light into the Lotharstraße
- at third street turn right into Finkenstraße
- institute is on the right side

via motorway A3

- exit »Duisburg-Wedau«
- direction »Innenstadt« (Koloniestraße)
- at third traffic light turn right into Mozartstraße, which turns into Lotharstraße in the following of the street
- after 800 m turn left into Finkenstraße
- institute is on the right side

Access by airplane

arrival at Airport Düsseldorf-International

- a) Taxi (duration 20 min.)
- b) take the shuttle bus to airport railway station.In the following use the train to Duisburg Central Station.

Access by train

arrival Duisburg Central Station

- a) Taxi (duration 5 min.)
- b) Bus number 924 (direction »Sportpark«), exit at station »Universität«, duration about 8 min. Bus number 933 (direction »Universität«). Exit at station »Universität«, duration about 11 min.



Fraunhofer Institute for Microelectronic Circuits and Systems, IMS

Director: Prof. Dr. rer. nat. Anton Grabmaier

Adress: Fraunhofer IMS

Finkenstraße 61 D-47057 Duisburg

E-mail: info@ims.fraunhofer.de www.mst.fraunhofer.de www.ims.fraunhofer.de

Contact:

Martin van Ackeren Phone +49 203 37 83-130 Fax +49 203 37 83-266

Michael Bollerott Phone +49 203 37 83-227 Fax +49 203 37 83-266